

# (12) UK Patent Application (19) GB (11) 2 320 402 (13) A

(43) Date of A Publication 17.06.1998

(21) Application No 9725362.9

(22) Date of Filing 28.11.1997

(30) Priority Data

(31) 08334975

(32) 29.11.1996

(33) JP

(71) Applicant(s)

NEC Corporation

(Incorporated in Japan)

7-1, Shiba 5-Chome, Minato-Ku, Tokyo, Japan

(72) Inventor(s)

Tsuguo Maru

(74) Agent and/or Address for Service

Mathys & Squire

100 Grays Inn Road, LONDON, WC1X 8AL,  
United Kingdom

(51) INT CL<sup>6</sup>

H04B 7/216

(52) UK CL (Edition P)

H4P PDCSL

U1S S2202

(56) Documents Cited

US 4291410 A

(58) Field of Search

UK CL (Edition P) H4L LBSF, H4P PDCSL


INT CL<sup>6</sup> H04B 1/707 7/216

Online: WPI, CLAIMS, INSPEC

## (54) Cell search circuit for CDMA

(57) A cell search circuit which does not invite an increase in search time, even if coherent integration is performed, and which minimises an increase in the scale of the circuitry. The circuit comprises a spread signal generator having a phase shifting function, a multiplier for multiplying an output of the spread signal generator by an input signal, a ring buffer accumulating results of correlation, performed a number of times, in order to perform coherent integration over a plurality of signals, and an accumulator constructed by a single-signal portion of the ring buffer and an adder. Integration is performed over a length of time the same as unit-signal duration prior to spreading, coherent integration is performed by summing results of time integration of each signal, which results have been accumulated in the ring buffer, and the shifting operation of the spread signal generator is controlled based upon results of coherent integration.

FIG. 1



At least one drawing originally filed was informal and the print reproduced here is taken from a later filed formal copy.

This print takes account of replacement documents submitted after the date of filing to enable the application to comply with the formal requirements of the Patents Rules 1995

FIG. 1




FIG. 2




FIG. 3




FIG. 4





FIG. 5



## CELL SEARCH CIRCUIT FOR CDMA

## FIELD OF THE INVENTION

This invention relates to a search circuit used in  
5 CDMA (code division multiple access) communication in which  
the power of an interference component is larger than the  
power of a target signal component. More particularly, the  
invention relates to a circuit which conducts a search while  
improving the S/N (signal-to-noise) ratio by performing  
10 coherent integration over a plurality of signals.

## BACKGROUND

A search circuit for achieving synchronization in  
spread spectrum communications is constructed as set forth  
below. For example, in a case where a correlator is used for  
15 despreading, the correlator multiplies an input signal by a  
spreading code prepared internally of the search circuit and  
is capable of obtaining the signal that prevailed prior to  
spreading by integration over a length of time substantially  
the same as the duration of the unit signal prior to  
20 spreading. In a case where the spreading code prepared within  
the search circuit is not synchronized to the spreading code  
of the transmitting party, the integrated output becomes  
almost zero.

Accordingly, until the desired signal level is  
25 obtained by shifting the phase of a spread signal oscillator

in the search circuit a fixed amount, this repetitive operation is repeated to achieve synchronization of the spread signals. A circuit which performs synchronization of spread signals by such method is referred to as a "sliding correlator".

#### SUMMARY OF THE DISCLOSURE

Toward the present invention the following problems have been encountered.

However, in a case where the power of an interference component is large in comparison with the power of the target signal component, as in CDMA (code division multiple access), there are many instances in which the desired S/N ratio cannot be achieved merely by performing integration over a length of time substantially the same as the duration of the unit signal prior to spreading.

In such case it might be considered to raise the S/N ratio and conduct the search by performing coherent integration over a plurality of signals.

To implement this, however, a despreading code length the same as a length corresponding to the plurality of signals is required. A problem that arises as a result is an increase in search time, as will be described below.

For example, a method in which only one correlator is provided and the correlation operation is performed by shifting phase sequentially whenever an integrated result is



obtained is referred to a "serial search". In this case the time required to investigate all spreading codes is given by the following:

5 (number of spreading codes) X (number of plurality of signals that undergo synchronous addition) X (integration time).

Accordingly, an object of at least the preferred embodiments of the present invention is to provide a cell search circuit or method which does not invite an increase in search time, even if coherent integration is performed, and which minimizes an increase in the scale of the circuitry. Further objects will become  
10 apparent in the entire disclosure.

In one aspect the invention provides a cell search circuit for CDMA comprising:

a spread signal generator having a phase shifting function;  
a multiplier multiplying an output of said spread signal generator by an  
15 input signal;  
an accumulator comprising a single-signal portion of a buffer and an adder for accumulating results of correlation over a plurality of signals which are coherently integrated; and  
wherein the phase shifting operation of the spread signal generation is controlled  
20 by the results of coherent integration.

In another aspect the invention provides a method of improving the signal to noise ratio in a CDMA communication system comprising the steps of:-

generating spread signals shifted in phase by means of a spread signal generator;  
25 multiplying said spread signals by an input signal;  
coherently integrating said signals by summing the integrated results of each signal;  
accumulating the coherently integrated results in a ring buffer;  
controlling said shifting operation of the spread signal generator by means  
30 of said coherently integrated results.

According to a further aspect of the present invention, there is provided a cell search circuit for CDMA. The cell search circuit has a spread signal generator

having a phase shifting function, a multiplier multiplying an output of the spread signal generator by an input signal, a ring buffer accumulating results of correlation, performed a prescribed number of times, in order to perform coherent  
5 integration over a plurality of signals, and an adder. In the circuit, an accumulator is constructed by a single-signal portion of the ring buffer and the adder, integration is performed over a length of time substantially the same as unit-signal duration prior to spreading, coherent integration is performed by summing results of time integration of each signal, which

results have been accumulated in the ring buffer, based upon a predetermined combination of polarities, and shifting operation of the spread signal generator having the phase shifting function is controlled based upon results of coherent integration.

According to a yet further aspect of the present invention, there is provided a BPSK spread spectrum CDMA system which uses the same spreading code in both an in-phase (I-phase) component and a quadrature-phase (Q-phase) component. The system is equipped with the cell search circuit as set forth in the first aspect for each of the I and Q phases, coherent integration of the ring buffer of the cell search circuit is performed at a predetermined polarity, a selector is provided for each of the I and Q phases for selecting the ring buffer of the cell search circuit, a spread signal generator having a phase shifting function is shared by the I and Q phases. Supply of spreading codes to parallel processing employs delayed output of the spread signal generator having the phase shifting function. Power detection is performed by summing squares of outputs of the selectors provided for respective ones of the I and Q phases, and influence of fading is reduced by summing power over prescribed frames.

#### PREFERRED EMBODIMENTS

The preferred modes for carrying out the present invention will

be described below. In a preferred embodiment of the invention, a cell search circuit for CDMA has a spread signal generator (1-1 in Fig. 1) having a phase shifting function, a multiplier (2-1 in Fig. 1) multiplying an output of the spread signal generator by an input signal, and a ring buffer (3-1 in Fig. 1) for accumulating results of correlation, performed a prescribed number of times, in order to perform coherent integration over a plurality of signals. An accumulator is constructed by a buffer for a single-signal portion of the ring buffer and an adder (4-1 in Fig. 1), integration is performed over a length of time substantially the same as the duration of a unit signal prior to spreading, and coherent integration is performed by summing results of time integration of each signal, which results have been accumulated in the ring buffer, based upon a predetermined combination of polarities. The state of spreading code synchronization or coherency is judged based upon the results of coherent integration. If the spreading codes are not in synchronization, an operation for shifting the phase of the spread signal generator having the phase shifting function is performed, thereby achieving synchronization of the spread signals.

The cell search circuit for CDMA according to an embodiment of the invention is such that the time required to examine all spreading codes is only

(number of spreading codes) X (integration time)

... (2)

In other words, search time is not increased even if an coherent integration function is added on.

5           It goes without saying that the present invention can be applied even in a case where a combination with a parallel search is used to further shorten search time.

10           In accordance with the CDMA search circuit according to an embodiment of the invention, S/N ratio can be increased by a factor of  $M^{1/2}$  by performing coherent integration M times even when the circuit is used in CDMA communication in which the power of the interference component is larger than the power of the target signal component. This makes it possible to judge whether a synchronized state has been achieved.

15           Furthermore, in a case where use is made of a passive-correlating type matched filter having taps corresponding to the length of unit signal time, for example, a ring buffer having a range which is the object of coherent integration is required in each of chip units when it is attempted to perform synchronous addition. A problem that arises is that a very large ring buffer must be employed. By contrast, in an embodiment of the present invention, an advantage is that even when a parallel search and a serial search are combined, the effects thereof are not lost.

25           Furthermore, an embodiment of the present invention is

such that even when a signal which undergoes coherent integration is modulated by a fixed pattern, it is so arranged that addition or subtraction can be controlled in conformity with the fixed pattern. This is advantageous in that coherent  
5 integration can be executed with regard to any fixed pattern.

Furthermore, in a BPSK (Binary Phase-Shift Keyed) spread spectrum CDMA system which uses the same spreading code in both an in-phase (I-phase) component and a quadrature-phase  
10 (Q-phase) component, the cell search circuit for CDMA of the present invention is characterized in that the search circuit of the above-described embodiment is provided for both the I and Q phases, coherent integration of the ring buffer is performed at a predetermined polarity, a selector is provided  
15 for selecting the output thereof, a spread signal generator having a phase shifting function is shared (in common) by the I and Q phases, supply of spreading codes to parallel processing employs delayed output of the spread signal generator, power detection is performed by summing squares of outputs of the  
20 selectors for the I and Q phases, and the influence of Rayleigh fading is reduced by summing power over L frames.

In accordance with the cell search circuit for CDMA of the present invention, as described above, coherent integration is performed over a plurality of signals, whereby  
25 a search can be performed while raising the S/N ratio. This

holds even in CDMA, in which the power of the interference component is larger than the power of the target signal component and a desired S/N ratio cannot be achieved merely by performing integration over a length of time substantially the same as the duration of a unit signal prior to spreading. As a result, an excellent CDMA system can be realized.

Further, the time required to investigate all spreading codes with the conventional search, i.e. (number of spreading codes) X (number of plurality of signals that undergo synchronous addition) X (integration time), becomes (number of spreading codes) X (integration time) in accordance with the present invention, even when a serial search is conducted.

Furthermore, when an arrangement in which k-number of parallel processing operations are included is adopted in the present invention in order to shorten search time, the time needed to investigate all spreading codes is (number of spreading codes) X (integration time)/k. This has the effect of shortening search time greatly.

In a case where it is attempted to perform coherent integration using a matched filter having taps corresponding to unit signal length, for example, it becomes necessary to execute an enormous amount of processing wherein a very large ring buffer having a range which is the object of coherent integration in chip units and is necessary and power summing

must be carried out in chip units. In accordance with the present invention, however, this can be realized without losing the effects thereof even when a parallel search and a serial search are combined. As a result, the invention is advantageous in that the ratio of parallel to serial can be changed in dependence upon the load and can be optimized in conformity with the load.

Further, in accordance with the present invention, even when a signal which undergoes coherent integration is modulated by a certain determined pattern, polarity can be controlled in conformity with the pattern. This is advantageous in that a search can be executed with regard to any pattern.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram illustrating the construction of the principal components of a search circuit for CDMA and is useful in describing a first embodiment of the present invention;

Fig. 2 is a diagram showing integration time per unit signal and signal status due to coherent integration and is useful in describing the first embodiment of the present invention;

Fig. 3 is a diagram showing ring buffer addition timing and spread signal generation time in the first embodiment of the present invention;



Fig. 4 is a diagram showing the overall structure of a frame and is useful in describing the first embodiment of the present invention; and

Fig. 5 is a block diagram illustrating the construction of a cell search circuit in a case applied to quadrature demodulator and is useful in describing a second embodiment of the present invention.

#### DETAILED DESCRIPTION OF THE EMBODIMENTS

The embodiments of the invention set forth above will now be described in greater detail by way of example only with reference to the drawings.

Fig. 1 is a block diagram illustrating the construction of the principal components of a search circuit employed in a CDMA communication system according to the present invention and is useful in describing a first embodiment of the invention.

As shown in Fig. 1, in this embodiment, a spread signal generator 1-1 having the phase shifting function generates a spreading code  $a_n(k)$  that is multiplied in a multiplier 2-1 by a received signal 6, which is the result of an A/D (analog-to-digital) conversion. Despreading is thus carried out.

The results of multiplication are accumulated in an accumulator constructed by an adder 4-1 and a single-signal portion (buffer) of the ring buffer 3-1. As a result, a

function for performing integration over a period of time substantially the same as the duration of a unit signal prior to spreading is implemented. It should be noted that the accumulator constructed by the buffer and adder 4-1 performs accumulation in chip units over a period of time equivalent to one symbol.

Since the signal prior to spreading does not change during the interval of a unit signal, the despread result of time integration is a value obtained by integrating, with respect to time, the signal which prevails prior to spreading.

If this is expressed by a timing chart, the result will be as shown at the beginning of the timing chart of Fig. 2.

In Fig. 2, time integration per unit signal accumulates with time. Though a noise component also is integrated, the increase in the noise component is smaller than the increase in the signal component owing to statistical independence, and the S/N ratio is improved correspondingly.

With reference again to Fig. 1, an operation for performing time integration over the unit signals is carried out also with regard to the next signal in a manner similar to that described above. At this time, however, the ring buffer 3-1 is rotated so that the results of integration are accumulated in a new buffer.

This operation is carried out in similar fashion with regard to M-number of buffers in the ring buffer 3-1. When the final integrating operation is completed, the contents of each buffer of the ring buffer 3-1 are summed by an adder 5-1, shown at the center of the ring buffer 3-1, based upon a predetermined combination of polarities (+, -).

The resulting sum takes on a maximum value when the pattern of M signals prior to spreading and the pattern of the combination of polarities match.

The state of time integration when matching has been achieved is shown in Fig. 2. The portions (1) to (4) indicated by the black circles and arrows in Fig. 2 indicate the results of integration that have been accumulated in the ring buffer. Fig. 2 shows that the S/N ratio is improved by performing addition M-number of times.

The manner in which the S/N ratio is improved by performing addition M times is indicated quantitatively by a calculation formula.

First, if we let the noise components accumulated in each of the buffers be represented by  $X_1, X_2, \dots, X_M$ , the power of the results of addition is given by the following equation owing to statistical independence:

$$\begin{aligned}
 & E[(X_1 + X_2 + \dots + X_M)^2] \\
 &= E[X_1^2 + X_2^2 + \dots + X_M^2] \\
 &= M E[X_1^2] \dots (3)
 \end{aligned}$$

Here the probability variables  $X_1, X_2, \dots, X_M$  have the same probability distribution and are represented collectively by  $X$ .

5 The power of the results of summing a signal  $S$  is  $M^2 S^2$ . When this is converted to a level, therefore, the signal component is increased by a factor of  $M$  and the noise component by a factor of  $M^{1/2}$  owing to summing performed  $M$  times. The S/N ratio is increased by a factor of  $M^{1/2}$ . It will thus be appreciated that the S/N ratio is improved.

10 In the case of CDMA communication technique, the noise component is relatively large in comparison with the signal component and the desired S/N ratio cannot be attained merely by performing integration for a period of time substantially identical with the duration of the unit signal prior to spreading. However, if the above-described method is adopted, 15 the S/N ratio can be increased by a factor of  $M^{1/2}$  and it is possible to make a judgment for the purpose of synchronizing spread signals.

20 Operation for synchronizing spreading codes based upon the results of determination will be described next.

Fig. 1 illustrates an arrangement in which a serial search and a parallel search are mixed with  $k$ -number of parallel blocks in order to shorten search time.

25 Though a  $k$ th block arranged in parallel is illustrated in Fig. 1, one search circuit is constructed by arraying

k-number of the same arrangements. Spread signal generating circuits 1-1 to 1-k having the phase shifting function each perform a fixed phase shift. This is accompanied by a shift in the addition starting position with respect to the unit signals of ring buffers 3-1 to 3-k.

Fig. 3 illustrates the relationship between the addition timing of the k-number of ring buffers 3-1 to 3-k and the phase shifts of the spread signal generating circuits 1-1 to 1-k having the phase shifting function.

The frame structure of a received signal for cell search used in this embodiment is such that an M-period portion of spreading codes is included for every frame. The phase timing of the k-number of spread signal generating circuits 1-1 to 1-k and ring buffers 3-1 to 3-k is shifted by k (see Fig. 3) at one-frame intervals, and all phase states can be investigated  $N/k$  times, where N represents the period of the spreading code.

With regard to the phase shift relationship between the k-number of spread signal generating circuits 1-1 to 1-k and ring buffers 3-1 to 3-k, in order to lighten the load of absolute-value processing or multiplication processing for envelope detection processing that follows the output shown in Fig. 1, the amount of phase shift is increased and the amount of shift at the intervals of the frame period is reduced.

As a result, a time difference develops in the timing

of the outputs from the ring buffers 3-1 to 3-k and the flow of the signals is uniformalized.

Alternatively, in a case where the average load of processing is large, the number k of parallel blocks is reduced and the number of times the serial search is performed is increased, thereby making it possible to lighten the load.

It goes without saying that a variety of variations can be made at the time of design in dependence upon the distribution of the load of each portion.

The present invention covers these variations and has the advantage of making possible coherent integration.

Fig. 5, which is a view illustrating the construction of a second embodiment of the present invention, is a block diagram illustrating overall construction in a case where the cell search circuit for CDMA according to the present invention is applied to orthogonal detection.

In Fig. 5, numerals 10-1, 10-2 denote cell search circuits identical with those of the first embodiment described with reference to Fig. 1.

Selectors 11-1, 11-2, whose inputs are the outputs of the cell search circuits 10-1, 10-2, are for selecting the sum outputs of the k ring buffers of each of the cell search circuits 10-1, 10-2. The selection is made when each ring buffer becomes full at the timing shown in Fig. 3.

If

(phase shift in unit signal length) + (amount of  
phase shift of unit symbol length)

with respect to the k-number of ring buffers is applied to the  
5 timing of each ring buffer addition and to the spreading code  
at this time, then this will be useful in dispersing the load  
of processing from the selectors onward.

Multipliers 12-1, 12-2 and an adder 15 are for  
calculating the sum of the squares of each of I and Q and  
10 detecting power.

A shift register 13 and a spread signal generating  
circuit 14 having a phase shifting function are for supplying  
multipliers 2-1, ... 2-k, 2'-1, ... 2'-k in the cell search  
circuits 10-1, 10-2 with spreading codes for the purpose of  
15 despreading. In the case of this embodiment, BPSK spreading,  
which uses spreading codes common to the I and Q systems, is  
employed, and therefore the spreading codes  $a_1$  to  $a_k$  from the  
shift register 13 are shared common.

Further, since  $a_1$  to  $a_k$  are obtained merely by  
20 phase-shifting the same code, they are supplied by changing  
phase by means of the shift register.

Thus, after M coherent integrations are performed, the  
signal converted to power by summing the squares of I and Q is  
subjected to power summing over L frames by an L-frame power  
25 adder 16, whereby the influence of Rayleigh fading is

reduced.

It goes without saying that an absolute-value circuit may be used instead of power conversion at this time to reduce the scale of the circuitry.

5 As many apparently widely different embodiments of the present invention can be made without departing from the spirit and scope thereof, it is to be understood that the invention is not limited to the specific embodiments thereof except as defined in the appended claims.

10 Each feature disclosed in this specification (which term includes the claims) and/or shown in the drawings may be incorporated in the invention independently of other disclosed and/or illustrated features.

The text of the abstract filed herewith is repeated here as part of the specification:

15 A cell search circuit which does not invite an increase in search time, even if coherent integration is performed, and which minimises an increase in the scale of the circuitry. The circuit comprises a spread signal generator having a phase shifting function, a multiplier for multiplying an output of the spread signal generator by an input signal, a ring buffer accumulating results of correlation, performed a number of times, in order to perform coherent integration over a plurality of signals, and an  
20 accumulator constructed by a single-signal portion of the ring buffer and an adder. Integration is performed over a length of time the same as unit-signal duration prior to spreading, coherent integration is performed by summing results of time integration of each signal, which results have been accumulated in the ring buffer, and the shifting operation of the spread signal generator is controlled based upon results of  
25 coherent integration.



## CLAIMS:-

1. A cell search circuit for CDMA comprising:
  - a spread signal generator having a phase shifting function;
  - 5 a multiplier multiplying an output of said spread signal generator by an input signal;
  - an accumulator comprising a single-signal portion of a ring buffer and an adder for accumulating results of correlation over a plurality of signals which are coherently integrated; and
  - 10 wherein the phase shifting operation of the spread signal generation is controlled by the results of coherent integration.
2. A cell search circuit for CDMA according to claim 1, wherein
  - the ring buffer accumulates the results of correlation, performed a prescribed number of times, in order to perform in-phase addition over a plurality of signals;
  - 15 the accumulator time integrates each signal over a length of time substantially the same as a unit-signal duration prior to spreading;
  - coherent integration is performed by summing results of time integration of each signal, which results have been accumulated in said ring buffer, based on a predetermined combination of polarities.
- 20 3. A cell search circuit for CDMA according to claim 2, wherein a number of said cell search circuits are provided in parallel with respect to the input signal;
4. A cell search circuit for CDMA according to claim 2, wherein spreading code synchronisation is judged upon the results of the coherent integration and, in a case where the spreading codes are not in synchronisation, an operation for shifting the
  - 25 phase of said spread signal generator is performed, thereby achieving synchronization of the spread signals.

5. A BPSK spread spectrum CDMA system which uses the same spreading code in both an in-phase (I-phase) component and a quadrature phase (Q-phase) component, wherein:

5 the system is equipped with said cell search CDMA circuit according to claim 2 for each I and Q phase component;

coherent integration of the ring buffer of said cell search circuit is performed at a predetermined polarity;

10 a selector is provided for each of the I and Q phases for selecting the ring buffer of said search cell;

a spread signal generator having a phase shifting function is shared by the I and Q phases;

supply of spreading codes to parallel processing employs delayed output of said spread signal generator;

15 power detection is performed by summing squares of outputs of said selectors provided for the respective I and Q phases; and

influence of fading is reduced by summing power over prescribed frames.

6. A cell search circuit for CDMA, according to claim 1, in which

20 said ring buffer comprises a plurality of buffers for accumulating results of correlation, performed a prescribed number of times, in order to perform coherent integration over a plurality of signals, the buffer position being shifted every signal (symbol) until a final stage returns to an initial stage; and

25 said accumulator is constructed by a buffer for said single-signal portion in said ring buffer and an adder receiving output of said multiplier, and accumulation is performed, in chip units, over the duration of a unit signal prior to spreading.

7. A method of improving the signal to noise ratio in a CDMA communication system comprising the steps of:-

generating spread signals shifted in phase by means of a spread signal generator;

30 multiplying said spread signals by an input signal;

coherently integrating said signals by summing the integrated results of each signal;

accumulating the coherently integrated results in a ring buffer;

- 5       controlling said shifting operation of the spread signal generator by means of said coherently integrated results.

8.       A method of improving the signal to noise ration in a CDMA communication system according to claim 7, wherein each signal is time integrated over a time length substantially the same as a unit-signal duration prior to despreading.

- 10      9.       A cell search circuit for CDMA substantially as described hereinbefore with reference to and/or as illustrated by the drawings.

10.      A method of improving the signal to noise ratio in a CDMA communication system substantially as described hereinbefore with reference to and/or as illustrated by the drawings.



Application No: GB 9725362.9  
Claims searched: 1-10

Examiner: B.J.SPEAR  
Date of search: 8 April 1998

**Patents Act 1977**  
**Search Report under Section 17**

**Databases searched:**

UK Patent Office collections, including GB, EP, WO & US patent specifications, in:

UK CI (Ed.P): H4L (LBSF): H4P (PDCSL)

Int CI (Ed.6): H04B 1/707, 7/216

Other: Online: WPI, CLAIMS, INSPEC

**Documents considered to be relevant:**

Category	Identity of document and relevant passage	Relevant to claims
A	US4291410 (Rockwell)	

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art.
Y	Document indicating lack of inventive step if combined with one or more other documents of same category.	P	Document published on or after the declared priority date but before the filing date of this invention.
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application.